Pass conditionGrade：60 Fraction
-
Unit1_Introduction to SOC_2024_v2
-
Unit2_Basic Concepts and Practices of Verilig
-
Questions_Unit2_Basic Concepts and Practices of Verilig
-
undefined
-
undefined
-
Lab_1_PE_NCUE
-
Basic concepts of Verilog_I
-
Basic concepts of Verilog_II
-
Unit3_RTL Coding Guidelines
-
Basic concepts of Verilog_III
-
Basic concepts of Verilog_IV
-
Basic concepts of Verilog_V
-
test18_a
-
test18_b
-
Unit 6_Fundamentals of AI Visual Algorithms_External
-
Unit 7_AI Visual Algorithms and Implementations_Updated
-
Unit 8_Modern AI Visual Computing Systems_202410
-
Paper_Reading_Assignment_In_Class
-
Modern AI Accelerators_202410
-
Transformer_HW_Papers
-
Lab2_PE Array
-
Lab3_Input Registers
-
Lab 4 Pooling
-
Lab 5 ReLU
-
Lab 6 模組整合
-
Lab7 資料傳輸設計
-
Lab 整合
-
2_2 PE及內部控制設計
-
2_流程
-
3_1高平行度之硬體控制設計
-
1_神經網路原理
-
2_1 vivado install
-
lab2_testbench
-
Unit4_Timing and delays in HDL
-
Unit 5_Writing Testbenches
- Course Introduction
- Course Plan
- 評論
