Pass conditionGrade：60 Fraction
-
undefined
-
53029_1EIEL2023830超大型積體電路佈局設計
-
2021-09-14
-
undefined
-
01-99Workstation_for_cic18
-
02-96CMOS Process Flow Introducrtion
-
03-Design Rule
-
VLSI-idz-wvzb-zpw (2021-09-13 at 18_06 GMT-7)
-
VLSI-idz-wvzb-zpw (2021-09-13 at 19_28 GMT-7)
-
2021-09-28
-
undefined
-
CIC_inv3.3
-
uji-hjbr-ywg (2021-09-27 at 18_15 GMT-7)
-
uji-hjbr-ywg (2021-09-27 at 19_06 GMT-7)
-
uji-hjbr-ywg (2021-09-27 at 20_15 GMT-7)
-
2021-10-05
-
undefined
-
undefined
-
oyw-ecyu-qjv (2021-10-04 at 18_09 GMT-7)
-
oyw-ecyu-qjv (2021-10-04 at 19_10 GMT-7)
-
evaluate
-
08-DAC-layout_CICv18
-
學號_姓名_Lab_1.layout
-
04-96-Analog Layout consideration981005
-
05-Layout of MOS Transistor_CICv18
-
04-96-Analog Layout consideration.camrec20211026-1
-
04-96-Analog Layout consideration.camrec20211026-2
-
05-Layout of MOS Transistor_CICv18-20211102-1
-
05-Layout of MOS Transistor_CICv18-20211102-2
-
08-DAC-layout_CICv1820211109-1
-
06-Layout of Resistor_CICv18-20211109-2
-
06-Layout of Resistor_CICv18-20211109-3
-
06-Layout of Resistor_CICv18
-
07-Layout of Capacitor_CICv18-20211116-1
-
07-Layout of Capacitor_CICv181001104
-
09-Layout of OPA_CICv18
-
09-Layout of OPA_CICv18-20211123-1
-
AC
-
10-Layout of current cell_CICv18
-
10-Layout of current cell_CICv1820211214-1
-
undefined
- Course Introduction
- Course Plan
- 評論
